2015-06-25 04:26:54 +02:00
|
|
|
#ifndef RTC_ACCESS_H
|
|
|
|
#define RTC_ACCESS_H
|
|
|
|
|
|
|
|
#include <c_types.h>
|
|
|
|
|
|
|
|
#define RTC_MMIO_BASE 0x60000700
|
|
|
|
#define RTC_USER_MEM_BASE 0x60001200
|
|
|
|
#define RTC_USER_MEM_NUM_DWORDS 128
|
|
|
|
#define RTC_TARGET_ADDR 0x04
|
|
|
|
#define RTC_COUNTER_ADDR 0x1c
|
|
|
|
|
2015-07-06 05:45:35 +02:00
|
|
|
static inline uint32_t rtc_mem_read(uint32_t addr)
|
2015-06-25 04:26:54 +02:00
|
|
|
{
|
|
|
|
return ((uint32_t*)RTC_USER_MEM_BASE)[addr];
|
|
|
|
}
|
|
|
|
|
2015-07-06 05:45:35 +02:00
|
|
|
static inline void rtc_mem_write(uint32_t addr, uint32_t val)
|
2015-06-25 04:26:54 +02:00
|
|
|
{
|
|
|
|
((uint32_t*)RTC_USER_MEM_BASE)[addr]=val;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline uint64_t rtc_make64(uint32_t high, uint32_t low)
|
|
|
|
{
|
|
|
|
return (((uint64_t)high)<<32)|low;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline uint64_t rtc_mem_read64(uint32_t addr)
|
|
|
|
{
|
|
|
|
return rtc_make64(rtc_mem_read(addr+1),rtc_mem_read(addr));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void rtc_mem_write64(uint32_t addr, uint64_t val)
|
|
|
|
{
|
|
|
|
rtc_mem_write(addr+1,val>>32);
|
|
|
|
rtc_mem_write(addr,val&0xffffffff);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void rtc_memw(void)
|
|
|
|
{
|
|
|
|
asm volatile ("memw");
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void rtc_reg_write(uint32_t addr, uint32_t val)
|
|
|
|
{
|
|
|
|
rtc_memw();
|
|
|
|
addr+=RTC_MMIO_BASE;
|
|
|
|
*((volatile uint32_t*)addr)=val;
|
|
|
|
rtc_memw();
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline uint32_t rtc_reg_read(uint32_t addr)
|
|
|
|
{
|
|
|
|
addr+=RTC_MMIO_BASE;
|
|
|
|
rtc_memw();
|
|
|
|
return *((volatile uint32_t*)addr);
|
|
|
|
}
|
|
|
|
#endif
|