pigpio/pigpiod.1

274 lines
4.7 KiB
Groff
Raw Normal View History

2014-08-01 10:30:25 +02:00
." Process this file with
." groff -man -Tascii pigpiod.1
."
2019-11-27 19:44:25 +01:00
.TH pigpiod 1 2012-2019 Linux "pigpio archive"
2014-08-01 10:30:25 +02:00
.SH NAME
pigpiod - A utility to start the pigpio library as a daemon.
.SH SYNOPSIS
sudo pigpiod [OPTION]...
.SH DESCRIPTION
2016-07-10 22:29:14 +02:00
.ad l
.nh
2014-08-01 10:30:25 +02:00
pigpiod is a utility which launches the pigpio library as a daemon.
.br
.br
Once launched the pigpio library runs in the background accepting commands from the pipe and socket interfaces.
.br
.br
The pigpiod utility requires sudo privileges to launch the library but thereafter the pipe and socket commands may be issued by normal users.
.br
.br
pigpiod accepts the following configuration options
.br
.br
.SH OPTIONS
2015-02-25 21:34:52 +01:00
.IP "\fB-a value\fP"
2016-09-22 15:12:26 +02:00
DMA memory allocation mode.
0=AUTO, 1=PMAP, 2=MBOX.
Default AUTO
.
2014-08-01 10:30:25 +02:00
.IP "\fB-b value\fP"
2016-09-22 15:12:26 +02:00
GPIO sample buffer size in milliseconds.
100-10000.
Default 120
.
2015-10-02 09:23:02 +02:00
.IP "\fB-c value\fP"
2016-09-22 15:12:26 +02:00
Library internal settings.
.
Default 0
.
2014-08-01 10:30:25 +02:00
.IP "\fB-d value\fP"
2016-09-22 15:12:26 +02:00
Primary DMA channel.
0-14.
Default 14
.
2014-08-01 10:30:25 +02:00
.IP "\fB-e value\fP"
2016-09-22 15:12:26 +02:00
Secondary DMA channel.
0-14.
Default 6. Preferably use one of DMA channels 0 to 6 for the secondary channel
.
2014-08-01 10:30:25 +02:00
.IP "\fB-f\fP"
2016-09-22 15:12:26 +02:00
Disable fifo interface.
.
Default enabled
.
2016-11-03 17:36:56 +01:00
.IP "\fB-g\fP"
Run in foreground (do not fork).
.
Default disabled
.
2014-08-01 10:30:25 +02:00
.IP "\fB-k\fP"
2016-09-22 15:12:26 +02:00
Disable local and remote socket interface.
.
Default enabled
.
2016-02-06 19:46:07 +01:00
.IP "\fB-l\fP"
2016-09-22 15:12:26 +02:00
Disable remote socket interface.
.
Default enabled
.
2018-02-06 17:01:45 +01:00
.IP "\fB-m\fP"
Disable alerts (sampling).
.
Default enabled
.
2016-09-22 15:12:26 +02:00
.IP "\fB-n IP address\fP"
Allow IP address to use the socket interface.
Name (e.g. paul) or dotted quad (e.g. 192.168.1.66).
If the -n option is not used all addresses are allowed (unless overridden by the -k or -l options). Multiple -n options are allowed. If -k has been used -n has no effect. If -l has been used only -n localhost has any effect
.
2014-08-01 10:30:25 +02:00
.IP "\fB-p value\fP"
2016-09-22 15:12:26 +02:00
Socket port.
1024-32000.
Default 8888
.
2014-08-01 10:30:25 +02:00
.IP "\fB-s value\fP"
2016-09-22 15:12:26 +02:00
Sample rate.
1, 2, 4, 5, 8, or 10 microseconds.
Default 5
.
2014-08-01 10:30:25 +02:00
.IP "\fB-t value\fP"
2016-09-22 15:12:26 +02:00
Clock peripheral.
0=PWM 1=PCM.
Default PCM. pigpio uses one or both of PCM and PWM. If PCM is used then PWM is available for audio. If PWM is used then PCM is available for audio. If waves or hardware PWM are used neither PWM nor PCM will be available for audio.
.
2016-02-06 19:46:07 +01:00
.IP "\fB-v -V\fP"
2016-09-22 15:12:26 +02:00
Display pigpio version and exit.
.
2016-02-06 19:46:07 +01:00
2016-09-22 15:12:26 +02:00
.
2014-08-01 10:30:25 +02:00
.IP "\fB-x mask\fP"
2016-09-22 15:12:26 +02:00
GPIO which may be updated.
2016-03-01 22:41:36 +01:00
A 54 bit mask with (1<<n) set if the user may update GPIO #n.
2016-09-22 15:12:26 +02:00
Default is the set of user GPIO for the board revision. Use -x -1 to allow all GPIO
.
2014-08-01 10:30:25 +02:00
.br
.br
.SS Example
.br
.br
.EX
sudo pigpiod -s 2 -b 200 -f
.br
.EE
.br
.br
Launch the pigpio library with a sample rate of 2 microseconds and a 200 millisecond buffer. Disable the fifo interface.
.br
.br
.SS Permissions
.br
.br
pigpio provides a rudimentary permissions system for commands issued via the socket and pipe interfaces.
.br
.br
2016-03-01 22:41:36 +01:00
All GPIO may be read.
2014-08-01 10:30:25 +02:00
.br
.br
2016-03-01 22:41:36 +01:00
Only the user GPIO for the board type or those specified by the -x option may be updated.
2014-08-01 10:30:25 +02:00
.br
.br
.EX
2016-03-08 15:28:15 +01:00
Type 1 boards 0x03E6CF93 (26 pin header)
2014-08-01 10:30:25 +02:00
.br
2016-03-08 15:28:15 +01:00
Type 2 boards 0xFBC6CF9C (26 pin + 8 pin header)
2014-08-01 10:30:25 +02:00
.br
2016-03-08 15:28:15 +01:00
Type 3 boards 0x0FFFFFFC (40 pin header)
2014-08-01 10:30:25 +02:00
.br
.EE
.br
.br
In this context an update includes the following:
.br
.br
2016-03-01 22:41:36 +01:00
GPIO mode set
2014-08-01 10:30:25 +02:00
.br
2016-03-01 22:41:36 +01:00
GPIO pull/up down
2014-08-01 10:30:25 +02:00
.br
2016-03-01 22:41:36 +01:00
GPIO write
2014-08-01 10:30:25 +02:00
.br
2016-03-01 22:41:36 +01:00
GPIO set PWM (including range and frequency)
2014-08-01 10:30:25 +02:00
.br
2016-03-01 22:41:36 +01:00
GPIO set servo
2014-08-01 10:30:25 +02:00
.br
.br
In addition the bank clear and set commands, and the wave commands will only
2016-03-01 22:41:36 +01:00
affect updateable GPIO.
2014-08-01 10:30:25 +02:00
.br
.br
2016-03-08 15:28:15 +01:00
.SS Exceptions
.br
.br
The following exceptions are made for particular models.
.br
.br
.SS Models A and B
.br
.br
The green activity LED (GPIO 16) may be written.
.br
.SS Models A+ and B+
.br
.br
The green activity LED (GPIO 47) may be written.
.br
The red power LED (GPIO 35) may be written.
.br
The high USB power mode (GPIO 38) may be written.
.br
.SS Pi Zero
.br
.br
The green activity LED (GPIO 47) may be written.
.br
.SS Pi2B
.br
.br
The green activity LED (GPIO 47) may be written.
.br
The red power LED (GPIO 35) may be written.
.br
The high USB power mode (GPIO 38) may be written.
.br
.SS Pi3B
.br
.br
The green activity LED and the red power LED are not writable.
.br
The USB power mode is fixed at 1.2 amps (high power).
.br
.br
.br
.SS DMA Channels
.br
.br
The secondary channel is only used for the transmission of waves.
2015-10-02 09:23:02 +02:00
.br
.br
2016-03-08 15:28:15 +01:00
If possible use one of channels 0 to 6 for the secondary channel (a full channel).
2014-08-01 10:30:25 +02:00
.br
.br
2016-03-08 15:28:15 +01:00
A full channel only requires one DMA control block regardless of the length of a pulse delay. Channels 7 to 14 (lite channels) require one DMA control block for each 16383 microseconds of delay. I.e. a 10 second pulse delay requires one control block on a full channel and 611 control blocks on a lite channel.
2014-08-01 10:30:25 +02:00
.br
.br
.SH SEE ALSO
2015-11-10 15:57:12 +01:00
pig2vcd(1), pigs(1), pigpio(3), pigpiod_if(3), pigpiod_if2(3)
2014-08-01 10:30:25 +02:00
.SH AUTHOR
2018-02-04 19:59:37 +01:00
joan@abyz.me.uk